

INFORMATION DISCLOSURE CITATION <i>(Use several sheets if necessary)</i>	Docket Number (Optional)	Application Number
	BU9-98-11	Not Yet Assigned
	Applicant(s)	
	Darden	
	Filing Date	Group Art Unit
	Concurrently Herewith	Not Yet Assigned

U.S. PATENT DOCUMENTS

*EXAMINER INITIAL	REF	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
		5,062,054	10/91	Kawakami et al.			
		5,247,455	9/93	Yoshikawa			
		5,625,568	4/97	Edwards et al.			
		5,688,433-5,689,433	11/97	Edwards			
		5,946,476	8/99	Tomoda			

FOREIGN PATENT DOCUMENTS

REF	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	Translation	
						YES	NO

OTHER DOCUMENTS *(Including Author, Title, Date, Pertinent Pages, Etc.)*

	van der Meijs, N.P., et al., "An Efficient Algorithm for Analysis of Non-Orthogonal Layout, IEEE Circuits and Systems," pp. 47-52.
	Nunes, R.B., et al., "A Novel Approach to Perform Circuit Verification Using Spans," Proceedings on Circuits and Systems," pp. 334-337.

EXAMINER	DATE CONSIDERED
	17-APRIL-2003

EXAMINER: Initial citation considered, whether or not citation is in conformance with MPEP Section 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

(Use several sheets if necessary)

BU9-98-1

Not Yet Assigned

Darden

Concurrently Herewith

Not Yet Assigned

OTHER DOCUMENTS *(Including Author, Title, Date, Pertinent Pages, Etc.)*

M. Sato et al., "A Theoretically Optimal and Practically Fast Algorithm for Geometrical Design Rule Verification," IEEE International Circuits and Systems, pp. 1445-1448.

DATE CONSIDERED

17-APRIL-2003

SHEET 2 OF 2